



# 16-BIT, 100kSPS PuISAR™ ADC in $\mu$ SO

## Preliminary Technical Data

## AD7683

### FEATURES

**16 Bits No Missing Codes ( B Grade )**  
**INL:  $\pm 1$ LSB Typ,  $\pm 3$ LSB Max ( B Grade )**  
**Pseudo-Differential Analog input range:**  
**0V to  $V_{REF}$  with  $V_{REF}$  up to VDD**  
**No Pipeline Delay**  
**Single Supply Operation 2.3V to 5.5V**  
**Serial Interface SPI/QSPI/ $\mu$ Wire/DSP compatible**  
**Typical Power Dissipation:**  
**2.25mW @ 3V/100ksps, 4.5mW @ 5V/100kSPS,**  
**18 $\mu$ W @ 2.5V/1 kSPS**  
**Stand-by current ( acquisition phase ): 1  $\mu$ A Max**  
 **$\mu$ -SO8 Package**  
**Improved 2nd Source to ADS8320 and ADS8325**

### APPLICATION:


**Battery Powered Equipment**  
**Data Acquisition**  
**Instrumentation**  
**Medical Instruments**  
**Process Control**

### GENERAL DESCRIPTION

The AD7683 is a 16-bit charge redistribution successive-approximation, Analog-to-Digital Converter which operates from a single power supply from 2.7V to 5.5V. It contains a high-speed 16-Bit sampling ADC without any missing codes and a flexible serial interface port. The part also contains a low noise, wide bandwidth, very short aperture delay track/hold circuit which can sample an analog input range from 0V to REF. The reference voltage REF is applied externally and can be set up to the supply voltage.

The AD7683 is housed in an 8-lead  $\mu$ SOIC package with operation specified from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

### FUNCTIONAL BLOCK DIAGRAM



### $\mu$ SO/SOT23 16 Bit PuISAR ADC

Type / kSPS	100 kSPS	250 kSPS	380 - 550 kSPS
True Differential	<a href="#">AD7684</a>	<a href="#">AD7687</a>	<a href="#">AD7688</a>
Pseudo Differential	<a href="#">AD7683</a>	<a href="#">AD7685</a>	<a href="#">AD7686</a>
Unipolar	<a href="#">AD7680</a>		

### PRODUCT HIGHLIGHTS

- Superior INL and DNL**  
 The AD7683 has a maximum integral non linearity error of 3 LSBs and 1 LSB typical with no missing 16-bit code.
- 2.3V to 5.5V Single Supply Operation**  
 The AD7683 operates from a single supply. Its power dissipation decreases with the throughput rate ( for instance, 180  $\mu$ W at 2.5V/10 kHz data rate ). It consumes 1  $\mu$ A maximum during the acquisition phase.
- Serial Interface compatible with SPI and DSP hosts.**

REV. Pr F

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
 Tel: 781/329-4700 World Wide Web Site: <http://www.analog.com>  
 Fax: 781/326-8703 © Analog Devices, Inc., 2003

# PRELIMINARY TECHNICAL DATA

## AD7683—SPECIFICATIONS

( $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $V_{REF} = V_{DD}$ ,  $V_{DD} = 2.3\text{V}$  to  $5.5\text{V}$ , 100 kSPS unless otherwise noted.)

Parameter	Conditions	AD7683 All Grades			Unit
		Min	Typ	Max	
RESOLUTION		16			Bits
ANALOG INPUT					
Voltage Range	+IN+ - (-IN)	0		$V_{REF}$	V
Absolute Input Voltage	IN+	-0.3		$V_{DD} + 0.3$	V
	IN-	-0.3		0.5	V
Analog Input CMRR	$f_{IN} = \text{TBD kHz}$		TBD		dB
Leakage Current at 25 °C	100kSPS Throughput		TBD		nA
Input Impedance		See Analog Input Section			
THROUGHPUT SPEED					
Complete Cycle				10	$\mu\text{s}$
Throughput Rate		0		100	kSPS
DCLOCK Frequency		0		2.9	MHz
REFERENCE					
External Reference Voltage Range		0.5		$V_{DD} + 0.3$	V
External Reference Current Drain	100kSPS Throughput		TBD		$\mu\text{A}$
DIGITAL INPUTS					
Logic Levels					
$V_{IL}$		-0.3		$0.3 * V_{DD}$	V
$V_{IH}$		$0.7 * V_{DD}$		$V_{DD} + 0.3$	V
$I_{IH}$		-1		+1	$\mu\text{A}$
$I_{IL}$		-1		+1	$\mu\text{A}$
Input Capacitance			5		pF
DIGITAL OUTPUTS					
Data Format		Serial 16-Bits Straight Binary			
$V_{OH}$	$I_{SOURCE} = -500 \mu\text{A}$	$V_{DD} - 0.3$			V
$V_{OL}$	$I_{SINK} = 500 \mu\text{A}$	0.4			V
POWER SUPPLIES					
$V_{DD}$	Specified Performance	2.3		5.5	V
Operating Current $V_{DD}$	100 kSPS Throughput				
	$V_{DD} = 5\text{V}$		TBD		mA
	$V_{DD} = 3\text{V}$		TBD		mA
	During acquisition phase <sup>1</sup>		TBD	1000	nA
Power Dissipation <sup>1</sup>	$V_{DD}=5\text{V}$ , 100 kSPS Throughput		4.5	TBD	mW
	$V_{DD}=3\text{V}$ , 100 kSPS Throughput		2.25	TBD	mW
	$V_{DD}=2.5\text{V}$ , 10 kSPS Throughput		180	TBD	$\mu\text{W}$
Power-Down Power <sup>1</sup>			TBD		nW
TEMPERATURE RANGE <sup>2</sup>					
Specified Performance	$T_{MIN}$ to $T_{MAX}$	-40		+85	$^\circ\text{C}$

### NOTES

<sup>1</sup>With all digital inputs forced to  $V_{DD}$  or GND respectively.

<sup>2</sup>Contact factory for extended temperature range.

<sup>3</sup>LSB means Least Significant Bit. With the 5 V input range, one LSB is 76.3  $\mu\text{V}$ . With the 2.5 V input range, one LSB is 38.15  $\mu\text{V}$ .

<sup>4</sup>See Definition of Specifications section. These specifications do not include the error contribution from the external reference.

<sup>5</sup>All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full-scale unless otherwise specified.

Specifications subject to change without notice.

**V<sub>DD</sub> = 5 V**(T<sub>A</sub> = -40°C to +85°C, V<sub>REF</sub> = 5V, 100 kSPS unless otherwise noted.)

Parameter	Conditions	AD7683A			AD7683B			Unit
		Min	Typ	Max	Min	Typ	Max	
DC ACCURACY		15			16			Bits
No Missing Codes		-6	±3	+6	-3	±1	+3	LSB <sup>3</sup>
Integral Linearity Error			±TBD	±TBD		±TBD	±TBD	LSB
Offset Error <sup>4</sup>			±TBD			±TBD		ppm/°C
Offset Temperature Drift				±TBD			±TBD	% of FSR
Gain Error <sup>4</sup>	REF = 5 V							ppm/°C
Gain Error			±TBD			±TBD		
Temperature Drift								
Transition Noise			0.7			0.65		LSB
Power Supply Sensitivity	V <sub>DD</sub> = 5 V ± 5%		±TBD			±TBD		LSB
AC ACCURACY								
Signal-to-Noise	f <sub>IN</sub> = 1 kHz		90		88	91		dB <sup>5</sup>
SFDR	f <sub>IN</sub> = 1 kHz		100			108		dB
THD	f <sub>IN</sub> = 1 kHz		-100			-106		dB
S/[N+D]	f <sub>IN</sub> = 1 kHz		90		88	91		dB
	f <sub>IN</sub> = 1 kHz, -60 dB Input		30			31		dB
Effective Number of Bits	f <sub>IN</sub> = 1 kHz		14.7			14.8		Bits
-3 dB Input Bandwidth			9			9		MHz
Full-Power Bandwidth	f <sub>IN</sub> , SINAD at -3dB		TBD			TBD		kHz

**V<sub>DD</sub> = 2.7 V**(T<sub>A</sub> = -40°C to +85°C, V<sub>REF</sub> = 2.5V, 100 kSPS unless otherwise noted.)

Parameter	Conditions	AD7683A			AD7683B			Unit
		Min	Typ	Max	Min	Typ	Max	
DC ACCURACY		15			16			Bits
No Missing Codes		-6	±3	+6	-3	±1	+3	LSB <sup>3</sup>
Integral Linearity Error			±TBD	±TBD		±TBD	±TBD	LSB
Offset Error <sup>4</sup>			±TBD			±TBD		ppm/°C
Offset Temperature Drift				±TBD			±TBD	% of FSR
Gain Error <sup>4</sup>	REF = 5 V							ppm/°C
Gain Error			±TBD			±TBD		
Temperature Drift								
Transition Noise			0.7			0.65		LSB
Power Supply Sensitivity	V <sub>DD</sub> = 5 V ± 5%		±TBD			±TBD		LSB
AC ACCURACY								
Signal-to-Noise	f <sub>IN</sub> = 1 kHz		85			86		dB <sup>5</sup>
SFDR	f <sub>IN</sub> = 1 kHz		96			100		dB
THD	f <sub>IN</sub> = 1 kHz		-94			-98		dB
S/[N+D]	f <sub>IN</sub> = 1 kHz		85			86		dB
	f <sub>IN</sub> = 1 kHz, -60 dB Input		25			26		dB
Effective Number of Bits	f <sub>IN</sub> = 1 kHz		13.8			14		Bits
-3 dB Input Bandwidth			9			9		MHz
Full-Power Bandwidth	f <sub>IN</sub> , SINAD at -3dB		TBD			TBD		kHz

## NOTES

<sup>1</sup>With all digital inputs forced to V<sub>DD</sub> or GND respectively.<sup>2</sup>Contact factory for extended temperature range.<sup>3</sup>LSB means Least Significant Bit. With the 5 V input range, one LSB is 76.3 μV. With the 2.5 V input range, one LSB is 38.15 μV.<sup>4</sup>See Definition of Specifications section. These specifications do not include the error contribution from the external reference.<sup>5</sup>All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full-scale unless otherwise specified.


Specifications subject to change without notice.

# AD7683—SPECIFICATIONS

## TIMING SPECIFICATIONS (−40°C to +85°C, V<sub>DD</sub>= 2.3 V to 5.5V, unless otherwise stated)

	Symbol	Min	Typ	Max	Unit
Refer to Figure 3					
Throughput rate	t <sub>CYC</sub>			100	kHz
$\overline{\text{CS}}$ Falling to DCLOCK Low	t <sub>CSD</sub>			0	ns
$\overline{\text{CS}}$ Falling to DCLOCK Rising	t <sub>SUCS</sub>	20			ns
DCLOCK Falling to Data remains Valid	t <sub>hDO</sub>	5	TBD		ns
$\overline{\text{CS}}$ Rising edge to D <sub>OUT</sub> HiZ	t <sub>DIS</sub>		TBD	100	ns
DCLOCK Falling to Data Valid	t <sub>EN</sub>		TBD	50	ns
Acquisition Time	t <sub>ACQ</sub>	400			ns
D <sub>OUT</sub> Fall Time	t <sub>F</sub>		TBD	25	ns
D <sub>OUT</sub> Rise Time	t <sub>R</sub>		TBD	25	ns

Specifications subject to change without notice.



NOTE: A minimum of 22 clock cycles are required for 16-bit conversion. Shown are 24 clock cycles. D<sub>OUT</sub> goes low on the DCLOCK falling edge following the LSB reading.

Figure 3. Serial Interface Timing.

**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

Analog Inputs  
 +IN<sup>2</sup>, -IN<sup>2</sup>, REF, . . . . GND -0.3 V to V<sub>DD</sub> + 0.3 V  
 Supply Voltages  
 V<sub>DD</sub> to GND . . . . . -0.3 V to 6 V  
 Digital Inputs to GND . . . . . -0.3 V to V<sub>DD</sub> + 0.3 V  
 Digital Outputs to GND . . . . . -0.3 V to V<sub>DD</sub> + 0.3 V

Internal Power Dissipation<sup>3</sup> . . . . . 325 mW  
 Junction Temperature . . . . . 150°C  
 Storage Temperature Range . . . . . -65°C to +150°C  
 Lead Temperature Range  
 (Soldering 10 sec) . . . . . 300°C

**NOTES**

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.  
<sup>2</sup>See Analog Input section.  
<sup>3</sup>Specification is for device in free air:  $\mu\text{SOIC-8}$ :  $\theta_{JA} = 200^\circ\text{C/W}$ .

**ORDERING GUIDE**

Model	Maximum INL	No Missing Code	Temperature Range	Package Description	Package Option	Brand
AD7683ARM	±6 LSB	15bits	-40°C to +85°C	μSOIC-8	RM-8	C1L
AD7683ARMRL7	±6 LSB	15bits	-40°C to +85°C	μSOIC-8	RM-8 (reel)	C1L
AD7683BRM	±3 LSB	16bits	-40°C to +85°C	μSOIC-8	RM-8	C1C
AD7683BRMRL7	±3 LSB	16bits	-40°C to +85°C	μSOIC-8	RM-8 (reel)	C1C
EVAL-AD7683CB <sup>1</sup>				Evaluation Board		
EVAL-CONTROL BRD2 <sup>2</sup>				Controller Board		
EVAL-CONTROL BRD3 <sup>2</sup>				Controller Board		

**NOTES**

<sup>1</sup>This board can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL BRDx for evaluation/demonstration purposes.  
<sup>2</sup>These boards allow a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators.




Figure 1. Load Circuit for Digital Interface Timing.

**AD7683 PIN CONFIGURATION**





Figure 2. Voltage Reference Levels for Timing.




Figure 3. D<sub>OUT</sub> rise and fall timing.

**CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7683 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# PRELIMINARY TECHNICAL DATA

## AD7683

### PIN FUNCTION DESCRIPTIONS

Pin #	Mnemonic		Function
1	REF	AI	Reference Input Voltage. The REF range is from TBD to VDD. It is referred to the GND ground. This pin should be decoupled closely to the pin with a TBD $\mu$ Fcapacitor.
2	+IN	AI	Analog Input. It is referred to -IN. The voltage difference between +IN and -IN range is 0V to $V_{REF}$ .
3	-IN	AI	Sense Analog Input Ground. To be connected to the analog ground plane or to a remote sense ground.
4	GND	P	Power Supply Ground.
5	$\overline{CS}$	DI	Chip Select Input. This input has multiple functions. It initiates a complete conversion process on its falling edge. The part returns in shutdown mode as soon as the conversion is done. It also enables $D_{OUT}$ . When high, $D_{OUT}$ is high impedance.
6	$D_{OUT}$	DO	Serial Data Output.
7	DCLOCK	DI	Serial Data Clock Input. It synchronizes the serial data transfer.
8	VDD	P	Power Supply.

#### NOTES

AI = Analog Input  
 DI = Digital Input  
 DO = Digital Output  
 P = Power

**DEFINITION OF SPECIFICATIONS****INTEGRAL NONLINEARITY ERROR (INL)**

Linearity error refers to the deviation of each individual code from a line drawn from “negative full scale” through “positive full scale”. The point used as “negative full scale” occurs 1/2 LSB before the first code transition. “Positive full scale” is defined as a level 1 1/2 LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line.

**DIFFERENTIAL NONLINEARITY ERROR (DNL)**

In an ideal ADC, code transitions are 1 LSB apart. Differential nonlinearity is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

**GAIN ERROR**

The last transition (from 111...10 to 111...11) should occur for an analog voltage 1 1/2 LSB below the nominal full scale (4.999886 V for the 0 V to 5 V range). The gain error is the deviation of the actual level of the last transition from the ideal level after the offset has been adjusted out.

**OFFSET ERROR**

The first transition should occur at a level 1/2 LSB above analog ground (38.1  $\mu$ V for the 0 V to 5 V range). The offset error is the deviation of the actual transition from that point.

**SPURIOUS FREE DYNAMIC RANGE (SFDR)**

The difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

**EFFECTIVE NUMBER OF BITS (ENOB)**

ENOB is a measurement of the resolution with a sine wave input. It is related to  $S/(N+D)$  by the following formula:

$$\text{ENOB} = (S/[N+D]_{\text{dB}} - 1.76)/6.02$$

and is expressed in bits.

**TOTAL HARMONIC DISTORTION (THD)**

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

**SIGNAL-TO-NOISE RATIO (SNR)**

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

**SIGNAL TO (NOISE + DISTORTION) RATIO (S/[N+D])**

$S/(N+D)$  is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for  $S/(N+D)$  is expressed in decibels.

# PRELIMINARY TECHNICAL DATA

## AD7683

### OUTLINE DIMENSIONS Dimensions shown in inches and (mm).

#### 8-Lead $\mu$ SOIC (RM-8)

